J.-R. Abrial, M. Butler, S. Hallerstede, T.S. Hoang, F. Mehta & L. Voisin (2010):
Rodin: an open toolset for modelling and reasoning in Event-B.
STTT 12(6),
pp. 447–466,
doi:10.1007/s10009-010-0145-y.
J.R. Abrial (2010):
Modeling in Event-B: System and Software Engineering.
Cambridge Univ Pr,
doi:10.1017/CBO9781139195881.
Johan Bengtsson, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson & Wang Yi (1995):
UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems.
In: Rajeev Alur, Thomas A. Henzinger & Eduardo D. Sontag: Hybrid Systems,
Lecture Notes in Computer Science 1066.
Springer,
pp. 232–243,
doi:10.1007/BFb0020949.
Dominique Cansell, Dominique Méry & Joris Rehm (2007):
Time Constraint Patterns for Event B Development.
In: Jacques Julliand & Olga Kouchnarenko: B,
Lecture Notes in Computer Science 4355.
Springer,
pp. 140–154,
doi:10.1007/11955757_13.
I. Jacobson, G. Booch & J. Ramgaugh (1999):
The Unified Software Development Process.
Addison Wesley.
Alexander Knapp, Stephan Merz & Christopher Rauh (2002):
Model Checking - Timed UML State Machines and Collaborations.
In: Werner Damm & Ernst-Rüdiger Olderog: FTRTFT,
Lecture Notes in Computer Science 2469.
Springer,
pp. 395–416,
doi:10.1007/3-540-45739-9_23.
M. Leuschel & M. Butler (2008):
ProB: An Automated Analysis Toolset for the B Method.
Intl. J. on Software Tools for Technology Transfer 10(2),
pp. 185–203,
doi:10.1007/s10009-007-0063-9.
W. Mueller, J. Ruf, D. Hofmann, J. Gerlach, T. Kropf & W. Rosenstiehl (2001):
The Simulation Semantics of SystemC.
Proc. of DATE 2001,
doi:10.1109/DATE.2001.915002.
D.L. Perry (1994):
VHDL.
McGraw-Hill New York.
Mar Yah Said, Michael Butler & Colin Snook (2009):
Language and Tool Support for Class and State Machine Refinement in UML-B.
In: Proceedings of the 2nd World Congress on Formal Methods,
FM '09.
Springer-Verlag,
Berlin, Heidelberg,
pp. 579–595,
doi:10.1007/978-3-642-05089-3_37.
C. Snook & M. Butler (2006):
UML-B: Formal modeling and design aided by UML.
ACM Transactions on Software Engineering and Methodology (TOSEM) 15(1),
pp. 92–122,
doi:10.1145/1125808.1125811.
D.E. Thomas & P.R. Moorby (2002):
The Verilog (r) Hardware Description Language.
Kluwer Academic Publishers.
Gregory L. Wickstrom (2007):
Advanced System Simulation, Emulation and Test (ASSET).
In: CPA,
pp. 443–464.
eptcs@eptcs.org