Verifying Real-Time Systems using Explicit-time Description Methods

Hao Wang
(Centre for Logic and Information, St. Francis Xavier University, Canada)
Wendy MacCaull
(Centre for Logic and Information, St. Francis Xavier University, Canada)

Timed model checking has been extensively researched in recent years. Many new formalisms with time extensions and tools based on them have been presented. On the other hand, Explicit-Time Description Methods aim to verify real-time systems with general untimed model checkers. Lamport presented an explicit-time description method using a clock-ticking process (Tick) to simulate the passage of time together with a group of global variables for time requirements. This paper proposes a new explicit-time description method with no reliance on global variables. Instead, it uses rendezvous synchronization steps between the Tick process and each system process to simulate time. This new method achieves better modularity and facilitates usage of more complex timing constraints. The two explicit-time description methods are implemented in DIVINE, a well-known distributed-memory model checker. Preliminary experiment results show that our new method, with better modularity, is comparable to Lamport's method with respect to time and memory efficiency.

In Suzana Andova, Annabelle McIver, Pedro D'Argenio, Pieter Cuijpers, Jasen Markovski, Caroll Morgan and Manuel Núñez: Proceedings First Workshop on Quantitative Formal Methods: Theory and Applications (QFM 2009), Eindhoven, The Netherlands, 3rd November 2009, Electronic Proceedings in Theoretical Computer Science 13, pp. 67–78.
Published: 10th December 2009.

ArXived at: https://dx.doi.org/10.4204/EPTCS.13.6 bibtex PDF

Comments and questions to: eptcs@eptcs.org
For website issues: webmaster@eptcs.org