References

  1. Thomas Ågotnes & Dirk Walther (2009): A Logic of Strategic Ability Under Bounded Memory. Journal of Logic, Language and Information 18(1), pp. 55–77, doi:10.1007/s10849-008-9075-4.
  2. Rajeev Alur, Thomas A. Henzinger & Orna Kupferman (1997): Alternating-time Temporal Logic. In: FOCS, pp. 100–109, doi:10.1109/SFCS.1997.646098.
  3. Rajeev Alur, Thomas A. Henzinger & Orna Kupferman (2002): Alternating-time temporal logic. J. ACM 49(5), pp. 672–713, doi:10.1145/585265.585270.
  4. Dietmar Berwanger & Lukasz Kaiser (2010): Information Tracking in Games on Graphs. Journal of Logic, Language and Information 19(4), pp. 395–412, doi:10.1007/s10849-009-9115-8.
  5. Thomas Brihaye, Arnaud Da Costa Lopes, François Laroussinie & Nicolas Markey (2009): ATL with Strategy Contexts and Bounded Memory. In: LFCS, pp. 92–106, doi:10.1007/978-3-540-92687-0_7.
  6. Edmund M. Clarke & E. Allen Emerson (1981): Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic. In: Logic of Programs, pp. 52–71, doi:10.1007/BFb0025774.
  7. Edmund M. Clarke, E. Allen Emerson & A. Prasad Sistla (1986): Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications. ACM Trans. Program. Lang. Syst. 8(2), pp. 244–263. Available at http://doi.acm.org/10.1145/5397.5399.
  8. Catalin Dima & Ferucio Laurentiu Tiplea (2011): Model-checking ATL under Imperfect Information and Perfect Recall Semantics is Undecidable. CoRR abs/1102.4225. Available at http://arxiv.org/abs/1102.4225.
  9. E. Allen Emerson & Charanjit S. Jutla (1991): Tree Automata, Mu-Calculus and Determinacy (Extended Abstract). In: FOCS, pp. 368–377, doi:10.1109/SFCS.1991.185392.
  10. Wojciech Jamroga & Jürgen Dix (2008): Model Checking Abilities of Agents: A Closer Look. Theory Comput. Syst. 42(3), pp. 366–410, doi:10.1007/s00224-007-9080-z.
  11. Amir Pnueli & Roni Rosner (1989): On the Synthesis of a Reactive Module. In: POPL, pp. 179–190, doi:10.1145/75277.75293.
  12. Pierre-Yves Schobbens (2004): Alternating-time logic with imperfect recall. Electr. Notes Theor. Comput. Sci. 85(2), pp. 82–93, doi:10.1016/S1571-0661(05)82604-0.

Comments and questions to: eptcs@eptcs.org
For website issues: webmaster@eptcs.org